

18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM

SRAM integrates 524,288 × 36 and 1,048,576 × 18 SRAM cells

with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are

gated by registers controlled by a positive edge triggered clock

input (CLK). The synchronous inputs include all addresses, all

depth-expansion chip enables (CE2 and CE3 [2]), burst control

inputs (\overline{ADSC} , \overline{ADSP} , and \overline{ADV}), write enables (\overline{BW}_X , and \overline{BWE}),

and global write (GW). Asynchronous inputs include the output

Addresses and chip enables are registered at rising edge of

clock when address strobe processor (ADSP) or address strobe

controller (ADSC) are active. Subsequent burst addresses can

be internally generated as they are controlled by the advance pin

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed write cycle. This part supports byte write

operations (see Table 1 on page 7 and "Truth Table" on page 11 for further details). Write cycles can be one to two or four bytes

wide as controlled by the byte write control inputs. GW when

operates from a +3.3 V core power supply while all outputs operate with a +2.5 or +3.3 V power supply. All inputs and

outputs are JEDEC-standard and JESD8-5-compatible.

CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F

active LOW causes all bytes to be written.

address-pipelining

CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F^[1]

chip enable (CE1),

Functional Description

inputs.

enable (\overline{OE}) and the ZZ pin.

The

data

(ADV).

The

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply
- 2.5 V or 3.3 V I/O power supply
- Fast clock-to-output times 2.6 ns (for 250 MHz device)
- Provides high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1380D/CY7C1382D is available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FPBGA package; CY7C1380F/CY7C1382F is available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 119-ball BGA and 165-ball FPBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- ZZ sleep mode option

Selection Guide


Description 250 MHz 200 MHz 167 MHz Unit Maximum Access Time 2.6 3.0 3.4 ns Maximum Operating Current 350 300 275 mΑ Maximum CMOS Standby Current 70 70 70 mΑ

Notes

For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com.
 CE₃ CE₂ are for TQFP and 165 FPBGA packages only. 119 BGA is offered only in 1 chip enable.


•





Logic Block Diagram – CY7C1380D/CY7C1380F ^[3] (512 K × 36)

Logic Block Diagram – CY7C1382D/CY7C1382F ^[3] (1 M × 18)



Note

3. CY7C1380F and CY7C1382F in 119-ball BGA package have only 1 chip enable (CE₁).



Contents

Pin Configurations	4
100-pin TQFP Pinout (3-Chip Enable)	4
119-ball BGA Pinout	5
165-ball FBGA Pinout (3-Chip Enable)	6
Functional Overview	
Single Read Accesses	
Single Write Accesses Initiated by ADSP	9
Single Write Accesses Initiated by ADSC	9
Burst Sequences	
Sleep Mode	
Truth Table	
Truth Table for Read/Write	
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
TAP Controller State Diagram	
Test Access Port (TAP)	
TAP Controller Block Diagram	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
Reserved	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
2.5 V TAP AC Test Conditions	


TAP DC Electrical Characteristics and	
Operating Conditions	16
Identification Register Definitions	17
Scan Register Sizes	17
Identification Codes	17
119-ball BGA Boundary Scan Order	18
165-ball BGA Boundary Scan Order	19
Maximum Ratings	20
Operating Range	
Electrical Characteristics	20
Capacitance	21
Thermal Resistance	21
Switching Characteristics	22
Switching Waveforms	23
Ordering Information	
Ordering Code Definitions	27
Package Diagrams	
Acronyms	
Document Conventions	31
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	33
Products	
PSoC Solutions	




Figure 2. CY7C1382D, CY7C1382F (1 M × 18)

Pin Configurations

100-pin TQFP Pinout (3-Chip Enable)







119-ball BGA Pinout

Figure 3. CY7C1380F (512 K × 36) 1 2 3 4 5 6 7 Α А А ADSP А А V_{DDQ} V_{DDQ} NC/288M А ADSC NC/576M В А А A С NC/144M Α А А А NC/1G V_{DD} D DQ_C DQPC V_{SS} NC V_{SS} DQPB DQ_B CE₁ V_{SS} Е DQ_C DQ_{C} V_{SS} DQ_B DQ_B F DQ_C DQB V_{DDQ} V_{SS} OE V_{SS} V_{DDQ} DQ_C G DQ_C BW_C ADV BW_B DQ_B DQ_B н DQ_C DQ_C V_{SS} GW V_{SS} DQ_B DQ_B J V_{DD} NC NC V_{DDQ} V_{DDQ} V_{DD} V_{DD} Κ DQ_D DQ_D V_{SS} CLK V_{SS} DQA DQA L $\overline{\text{BW}}_{\text{D}}$ BWA DQ_A DQ_D NC DQA DQD Μ V_{DDQ} DQ_D V_{SS} BWE V_{SS} DQA V_{DDQ} Ν DQ_D DQ_D V_{SS} A1 V_{SS} DQA DQA Ρ DQ_D DQPD V_{SS} A0 V_{SS} DQPA DQA R NC А MODE V_{DD} NC NC А NC ΖZ Т NC/72M А А А NC/36M TDI TCK TDO U TMS NC V_{DDQ} V_{DDQ}

Figure 4. CY7C1382F (1 M × 18)

	1	2	3	4	5	6	7
Α	V _{DDQ}	А	А	ADSP	А	Α	V _{DDQ}
В	NC/288M	А	А	ADSC	А	A	NC/576M
С	NC/144M	А	А	V _{DD}	А	A	NC/1G
D	DQB	NC	V_{SS}	NC	V_{SS}	DQPA	NC
E	NC	DQ_B	V _{SS}	CE ₁	V_{SS}	NC	DQA
F	V _{DDQ}	NC	V _{SS}	OE	V_{SS}	DQ _A	V _{DDQ}
G	NC	DQB	BWB	ADV	NC	NC	DQA
Н	DQB	NC	V _{SS}	GW	V_{SS}	DQA	NC
J	V _{DDQ}	V_{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
К	NC	DQB	V_{SS}	CLK	V_{SS}	NC	DQA
L	DQB	NC	NC	NC	BWA	DQA	NC
М	V _{DDQ}	DQB	V_{SS}	BWE	V_{SS}	NC	V _{DDQ}
Ν	DQB	NC	V _{SS}	A1	V_{SS}	DQA	NC
Р	NC	DQPB	V_{SS}	A0	V_{SS}	NC	DQA
R	NC	А	MODE	V _{DD}	NC	А	NC
Т	NC/72M	А	А	NC/36M	А	A	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}



165-ball FBGA Pinout (3-Chip Enable)

			F	igure 5. C	1/013000	0/6476138	OF (512 K	^ 30j			
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	А	CE ₁	BW _C	BWB	\overline{CE}_3	BWE	ADSC	ADV	А	NC
В	NC/144M	А	CE2	BWD	BWA	CLK	GW	OE	ADSP	А	NC/576M
С	DQP _C	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC/1G	DQPB
D	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ_B	DQ _B
Е	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ_B	DQ _B
F	DQ _C	DQ _C	V _{DDQ}	V _{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ_B	DQ _B
G	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ_B	DQ _B
Н	NC	NC	NC	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	NC	NC	ZZ
J	DQD	DQD	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V _{DDQ}	DQ _A	DQ _A
κ	DQ _D	DQD	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	DQ _A
L	DQD	DQD	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQ _A	DQ _A
М	DQD	DQD	V_{DDQ}	V _{DD}	V _{SS}	V _{SS}	V _{SS}	V _{DD}	V_{DDQ}	DQA	DQ _A
Ν	DQPD	NC	V_{DDQ}	V_{SS}	NC	А	NC	V _{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC/72M	А	А	TDI	A1	TDO	Α	А	А	А
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	А

Figure 5. CY7C1380D/CY7C1380F (512 K × 36)

Figure 6. CY7C1382D/CY7C1382F (1 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	A	CE ₁	BWB	NC	\overline{CE}_3	BWE	ADSC	ADV	А	А
В	NC/144M	А	CE2	NC	BWA	CLK	GW	OE	ADSP	Αľ	NC/576M
С	NC	NC	V_{DDQ}	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V _{DDQ}	NC/1G	DQPA
D	NC	DQB	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V _{DD}	V_{DDQ}	NC	DQ _A
E	NC	DQB	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQ _A
F	NC	DQB	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V _{DDQ}	NC	DQ _A
G	NC	DQ _B	V_{DDQ}	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ _A
н	NC	NC	NC	V_{DD}	V _{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
К	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
L	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
М	DQB	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V _{DD}	V _{DDQ}	DQ _A	NC
Ν	DQPB	NC	V_{DDQ}	V_{SS}	NC	А	NC	V _{SS}	V_{DDQ}	NC	NC
Р	NC	NC/72M	А	А	TDI	A1	TDO	А	А	А	А
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	А



Table 1. Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 ^[4] are sampled active. A1: A0 are fed to the two-bit counter.
<u>BW</u> _A , <u>BW</u> _B BW _C , BW _D	Input- Synchronous	Byte write select inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global write enable input, active LOW . When asserted LOW on the rising edge of <u>CLK</u> , a global write is conducted (all bytes are written, regardless of the values on BW_X and BWE).
BWE	Input- Synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip enable 1 input, active LOW . Sampled on the rising edge of CLK. Used in <u>conjunction with</u> CE_2 and \overline{CE}_3 to select or deselect the device. ADSP is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂ ^[2]	Input- Synchronous	Chip enable 2 input, active HIGH . Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_3 to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃ ^[2]	Input- Synchronous	<u>Chip enable 3 input, active LOW</u> . Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_2 to select or deselect the device. \overline{CE}_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output enable, asynchronous input, active LOW . Controls the direction of the I/O pins. When LOW, the I/O pins <u>behave</u> as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when \overline{CE}_1 is deasserted HIGH.
ADSC	Input- Synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ sleep input . This active HIGH input places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQP _X	I/O- Synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V _{DD}	Power Supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V _{SSQ}	I/O Ground	Ground for the I/O circuitry.

Note_____4. CE_{3,} CE₂ are for TQFP and 165 FPBGA packages only. 119 BGA is offered only in 1 chip enable.



Table 1. Pin Definitions (continued)

V _{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
MODE	Input-Static	Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
тск	JTAG- Clock	Clock input to the JTAG circuitry . If the JTAG feature is not being utilized, this pin must be connected to V_{SS} . This pin is not available on TQFP packages.
NC	-	No Connects . 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 2.6 ns (250 MHz device).

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F supports secondary cache in systems using a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486[™] processors. The linear burst sequence suits processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\underline{BWE}) and byte write select (\overline{BW}_X) inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) \overline{CE}_1 , CE_2 , \overline{CE}_3 are all asserted active, and (3) the write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if \overline{CE}_1 is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is enabled to propagate to the input of the output registers. At the rising edge of the next clock, the data is enabled to propagate through the output register and onto the data bus within 2.6 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both the following conditions are satisfied at clock rise: (1) $\overline{\text{ADSP}}$ is asserted LOW and (2) $\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and BW_X) and ADV inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ triggered write accesses require two clock cycles to complete. If $\overline{\text{GW}}$ is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If $\overline{\text{GW}}$ is HIGH, then the write operation is controlled by $\overline{\text{BWE}}$ and $\overline{\text{BW}}_X$ signals.

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F provides byte write capability that is described in the write cycle descriptions table. Asserting the byte write enable input (\overline{BWE}) with the selected byte write (\overline{BW}_X) input, selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F is a common I/O device, the output enable (\overline{OE}) must be deserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deserted HIGH, (3) $\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$ are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW_X) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ -triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F is a common I/O device, the output enable (\overline{OE}) must be deserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .



Burst Sequences

The CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F provides a two-bit wraparound counter, fed by A1: A0, that implements an interleaved or a linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 , ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Table 2. Interleaved Burst Address Table (MODE = Floating or VDD)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Table 3. Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Table 4. ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	-	80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2 V	2t _{CYC}	-	ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled	-	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	-	ns



Truth Table

The Truth Table for this data sheet follows.^[5, 6, 7, 8, 9]

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-state
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselect Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Deselect Cycle, Power Down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tri-state
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-state
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-state
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-state
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-state
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- X = Don't Care, H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
- 7.
- The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and \underline{is} not sampled with the clock. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the \overline{ADSP} or with the assertion of \overline{ADSC} . As a result, \overline{OE} must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. \overline{OE} is a synchronous and is not sampled with the clock. \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when \overline{OE} is partine of \overline{OW} . 8.
- 9. inactive or when the device is deselected, and all data bits behave as output when DE is active (LOW)



Truth Table for Read/Write [10, 11]

Function (CY7C1380D/CY7C1380F)	GW	BWE	BWD	BW _C	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – $(DQ_A \text{ and } DQP_A)$	Н	L	Н	Н	Н	L
Write Byte B – $(DQ_B \text{ and } DQP_B)$	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write [10, 11]

Function (CY7C1382D/CY7C1382F)	GW	BWE	BWB	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B – $(DQ_B \text{ and } DQP_B)$	Н	L	L	Н
Write Bytes B, A	Н	L	L	L
Write All Bytes	Н	L	L	L
Write All Bytes	L	Х	Х	Х

Notes 10. X = Don't Care, H = Logic HIGH, L = Logic LOW. 11. Table only lists a partial listing of the byte write combinations. Any combination of \overline{BW}_X is valid. Appropriate write is done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1380D/CY7C1382D incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1380D/CY7C1382D contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

TAP Controller State Diagram



The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The boundary scan order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the "Identification Register Definitions" on page 17.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in "Identification Codes" on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail in this section.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

IDCODE

The IDCODE instruction causes a vendor-specific 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables

the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. The SAMPLE Z command places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. As there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data is shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at Bit #85 (for 119-BGA package) or Bit #89 (for 165-fBGA package). When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins,



output Q-bus pins. Note that this bit is preset HIGH to enable the

output when the device is powered up, and also when the TAP

These instructions are not implemented but are reserved for

controller is in the Test-Logic-Reset state.


future use. Do not use these instructions.

Reserved

when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the

TAP Timing



TAP AC Switching Characteristics

Over the Operating Range [12, 13]

Parameter	Description	Min	Max	Unit
Clock	l.			
t _{TCYC}	TCK Clock Cycle Time	50	-	ns
t _{TF}	TCK Clock Frequency	-	20	MHz
t _{TH}	TCK Clock HIGH time	20	-	ns
t _{TL}	TCK Clock LOW time	20	-	ns
Output Time	es			•
t _{TDOV}	TCK Clock LOW to TDO Valid	-	10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0	_	ns
Setup Time	S			•
t _{TMSS}	TMS Setup to TCK Clock Rise	5	_	ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5	_	ns
t _{CS}	Capture Setup to TCK Rise	5	-	ns
Hold Times				•
t _{TMSH}	TMS Hold after TCK Clock Rise	5	-	ns
t _{TDIH}	TDI Hold after Clock Rise	5	-	ns
t _{CH}	Capture Hold after Clock Rise	5	-	ns

Notes

12. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.


^{13.} Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns.



3.3 V TAP AC Test Conditions


Input pulse levels	\dots V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V

Figure 7. 3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V			
Input rise and fall time	1 ns			
Input timing reference levels	1.25 V			
Output reference levels	1.25 V			
Test load termination supply voltage1.25 V				
Figure 8. 2.5 V TAP AC Output Load Equivalent				



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V ± 0.165 V		; V _{DD} = 3.3 V ± 0.165 V	unless otherwise noted) [14]
Parameter Description		Description	Test Conditions

Parameter	Description	Test Con	ditions	Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -4.0 mA, V _{DDQ} =	3.3 V	2.4	-	V
		I _{OH} = -1.0 mA, V _{DDQ} =	2.5 V	2.0	-	V
V _{OH2}	Output HIGH Voltage	I _{OH} = –100 μA	V _{DDQ} = 3.3 V	2.9	-	V
			V _{DDQ} = 2.5 V	2.1	-	V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	-	0.4	V
			V _{DDQ} = 2.5 V	-	0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	-	0.2	V
			V _{DDQ} = 2.5 V	-	0.2	V
V _{IH}	Input HIGH Voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		V _{DDQ} = 3.3 V	-0.3	0.8	V
			V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



Identification Register Definitions

Instruction Field	CY7C1380D/CY7C1380F (512 K × 36)	CY7C1382D/CY7C1382F (1 Mbit × 18)	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24) ^[15]	01011	01011	Reserved for internal use.
Device Width (23:18) 119-BGA	101000	101000	Defines the memory type and architecture.
Device Width (23:18) 165-FBGA	000000	000000	Defines the memory type and architecture.
Cypress Device ID (17:12)	100101	010101	Defines the width and density.
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size (×36)	Bit Size (×18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball FPBGA package)	89	89

Identification Codes

Instruction	Code	Description	
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.	
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.	
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.	
RESERVED	011	Do Not Use. This instruction is reserved for future use.	
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.	
RESERVED	101	Do Not Use. This instruction is reserved for future use.	
RESERVED	110	Do Not Use. This instruction is reserved for future use.	
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.	



119-ball BGA Boundary Scan Order [16, 17]

Bit #	Ball ID						
1	H4	23	F6	45	G4	67	L1
2	T4	24	E7	46	A4	68	M2
3	Т5	25	D7	47	G3	69	N1
4	Т6	26	H7	48	C3	70	P1
5	R5	27	G6	49	B2	71	K1
6	L5	28	E6	50	B3	72	L2
7	R6	29	D6	51	A3	73	N2
8	U6	30	C7	52	C2	74	P2
9	R7	31	B7	53	A2	75	R3
10	Τ7	32	C6	54	B1	76	T1
11	P6	33	A6	55	C1	77	R1
12	N7	34	C5	56	D2	78	T2
13	M6	35	B5	57	E1	79	L3
14	L7	36	G5	58	F2	80	R2
15	K6	37	B6	59	G1	81	Т3
16	P7	38	D4	60	H2	82	L4
17	N6	39	B4	61	D1	83	N4
18	L6	40	F4	62	E2	84	P4
19	K7	41	M4	63	G2	85	Internal
20	J5	42	A5	64	H1		
21	H6	43	K4	65	J3		
22	G7	44	E4	66	2K		

Notes 16. Balls which are NC (No Connect) are pre-set LOW. 17. Bit# 85 is pre-set HIGH.



165-ball BGA Boundary Scan Order [18, 19]

Ball ID D10 C11 A11 B11 A10 B10 A9 B9 C10 A8 B8 A7 B7 B6 A6 B5 A5 A4 B4 B3 A3 A2 B2 C2 B1 A1 C1 D1 E1 F1

Bit #	Ball ID	Bit #	
1	N6	31	
2	N7	32	
3	N10	33	
4	P11	34	
5	P8	35	
6	R8	36	
7	R9	37	
8	P9	38	
9	P10	39	
10	R10	40	
11	R11	41	
12	H11	42	
13	N11	43	
14	M11	44	
15	L11	45	
16	K11	46	
17	J11	47	
18	M10	48	
19	L10	49	
20	K10	50	
21	J10	51	
22	H9	52	
23	H10	53	
24	G11	54	
25	F11	55	
26	E11	56	
27	D11	57	
28	G10	58	
29	F10	59	
30	E10	60	

Bit #	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Note

Balls which are NC (No Connect) are pre-set LOW.
 Bit# 89 is pre-set HIGH.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. For user guidelines, not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied
Supply Voltage on V_{DD} Relative to GND–0.3 V to +4.6 V
Supply Voltage on V _{DDQ} Relative to GND –0.3 V to +V _{DD}
DC Voltage Applied to Outputs in tri-state–0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V_{DD} + 0.5 V
Current into Outputs (LOW)	
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C	3.3 V –5%/+10%	
Industrial	–40 °C to +85 °C		to V _{DD}

Electrical Characteristics

Over the Operating Range ^[20, 21]

Parameter	Description	Test Conditions	S	Min	Max	Unit
V _{DD}	Power Supply Voltage			3.135	3.6	V
V _{DDQ}	I/O Supply Voltage	for 3.3 V I/O		3.135	V _{DD}	V
		for 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3 V I/O, I _{OH} = -4.0 mA		2.4	-	V
		for 2.5 V I/O, I _{OH} = –1.0 mA		2.0	-	V
V _{OL}	Output LOW Voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA		-	0.4	V
V _{IH}	Input HIGH Voltage [20]	for 3.3 V I/O		2.0	V _{DD} + 0.3V	V
		for 2.5 V I/O		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage [20]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
Ι _X	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input Current of MODE	Input = V _{SS}		-30	-	μA
		Input = V _{DD}			5	μA
	Input Current of ZZ	Input = V _{SS}		-5	-	μA
		Input = V _{DD}			30	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled		-5	5	μA
I _{DD}	V _{DD} Operating Supply	V _{DD} = Max., I _{OUT} = 0 mA,	4.0-ns cycle, 250 MHz	-	350	mΑ
	Current	$f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz	-	300	mA
			6.0-ns cycle, 167 MHz	_	275	mΑ
I _{SB1}	Automatic CE Power Down	V _{DD} = Max, Device Deselected,	4.0-ns cycle, 250 MHz	-	160	mA
	Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	5.0-ns cycle, 200 MHz	-	150	mΑ
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz	_	140	mΑ
I _{SB2}	Automatic CE Power Down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V, f = 0	All speeds	-	70	mA
I _{SB3}	Automatic CE Power Down	V _{DD} = Max, Device Deselected, or	4.0-ns cycle, 250 MHz	-	135	mA
	Current—CMOS Inputs		5.0-ns cycle, 200 MHz	-	130	mA
		$f = f_{MAX} = 1/t_{CYC}$	6.0-ns cycle, 167 MHz	-	125	mA
I _{SB4}	Automatic CE Power Down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds	_	80	mA

Notes

20. Overshoot: $V_{IH}(AC) < V_{DD} + 1.5 V$ (pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2 V$ (pulse width less than $t_{CYC}/2$). 21. TPower up: Assumes a linear ramp from 0v to V_{DD} (min.) within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.




Capacitance [22]

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25 ^{\circ}C, f = 1 \text{MHz},$	5	8	9	pF
C _{CLK}	Clock Input Capacitance	V _{DD} = 3.3 V. V _{DDQ} = 2.5 V	5	8	9	pF
C _{IO}	Input/Output Capacitance		5	8	9	pF

Thermal Resistance [22]

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
Θ_{JA}	· /	Test conditions follow standard test methods and procedures	28.66	23.8	20.7	°C/W
Θ_{JC}	(Junction to Case)	for measuring thermal impedance, in accordance with EIA/JESD51.	4.08	6.2	4.0	°C/W

Figure 9. AC Test Loads and Waveforms





Switching Characteristics

Over the Operating Range [23, 24]

	Description	250	MHz	200 MHz		167 MHz		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (Typical) to the first Access ^[25]	1	-	1	-	1	-	ms
Clock								
t _{CYC}	Clock Cycle Time	4.0	-	5	-	6	-	ns
t _{CH}	Clock HIGH	1.7	-	2.0	-	2.2	-	ns
t _{CL}	Clock LOW	1.7	-	2.0	-	2.2	-	ns
Output Times								
t _{CO}	Data Output Valid After CLK Rise	_	2.6	-	3.0	_	3.4	ns
t _{DOH}	Data Output Hold After CLK Rise	1.0	-	1.3	-	1.3	-	ns
t _{CLZ}	Clock to Low-Z ^[26, 27, 28]	1.0	-	1.3	-	1.3	-	ns
t _{CHZ}	Clock to High-Z ^[26, 27, 28]	-	2.6	-	3.0	-	3.4	ns
t _{OEV}	/ OE LOW to Output Valid		2.6	-	3.0	-	3.4	ns
t _{OELZ}	OE LOW to Output Low-Z ^[26, 27, 28]		-	0	-	0	-	ns
t _{OEHZ}	OE HIGH to Output High-Z ^[26, 27, 28]		2.6	-	3.0	-	3.4	ns
Setup Times								
t _{AS}	Address Setup Before CLK Rise	1.2	-	1.4	-	1.5	-	ns
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.2	-	1.4	-	1.5	-	ns
t _{ADVS}	ADV Setup Before CLK Rise	1.2	-	1.4	-	1.5	-	ns
t _{WES}	GW, BWE, BW _X Setup Before CLK Rise	1.2	-	1.4	-	1.5	-	ns
t _{DS}	Data Input Setup Before CLK Rise	1.2	-	1.4	-	1.5	-	ns
t _{CES}	Chip Enable SetUp Before CLK Rise	1.2	-	1.4	-	1.5	-	ns
Hold Times								
t _{AH}	Address Hold After CLK Rise	0.3	-	0.4	-	0.5	-	ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.3	-	0.4	-	0.5	-	ns
t _{ADVH}	ADV Hold After CLK Rise	0.3	-	0.4	-	0.5	-	ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.3	-	0.4	-	0.5	-	ns
t _{DH}	Data Input Hold After CLK Rise	0.3	-	0.4	-	0.5	-	ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.3	-	0.4	-	0.5	-	ns

Notes

- 23. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V. 24. Test conditions shown in (a) of AC Test Loads unless otherwise noted.


26. I_{CHZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of "AC Test Loads and Waveforms" on page 21. Transition is measured ± 200 mV from steady-state voltage.
27. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
28. This parameter is sampled and not 100% tested.

^{25.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.



Switching Waveforms






Note

29. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 11. Write Cycle Timing ^[30, 31]



Notes

30. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.

31. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW_X LOW.



Switching Waveforms (continued)




Figure 12. Read/Write Cycle Timing ^[32, 33, 34]

Notes


32. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH. 33. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC.

34. GW is HIGH.



Switching Waveforms (continued)





Notes

35. Device must be deselected when entering ZZ mode. See "Truth Table" on page 11 for all possible signal conditions to deselect the device. 36. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Table 5 lists the key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Table 5.	Key Features	and Ordering	Information
----------	--------------	--------------	-------------

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1380D-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
200	CY7C1380D-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1382D-200AXC			
167	CY7C1380D-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1382D-167AXC			
	CY7C1380D-167BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 × 15 × 1.4 mm)	
	CY7C1380D-167AXI	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Industrial
	CY7C1380F-167BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 × 15 × 1.4 mm)	

Ordering Code Definitions





Package Diagrams




Figure 14. 100-pin Thin Plastic Quad Flat Pack (14 × 20 × 1.4 mm), 51-85050

51-85050 *D



Package Diagrams (continued)





Figure 15. 119-ball BGA (14 × 22 × 2.4 mm), 51-85115





51-85115 *C



Package Diagrams (continued)

Figure 16. 165-ball FBGA (13 × 15 × 1.4 mm), 51-85180





NDTES : SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) PACKAGE WEIGHT : 0.4759 JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CODE : BB0AC

51-85180 *C



Acronyms

Acronym	Description
BGA	ball grid array
CMOS	complementary metal oxide semiconductor
CE	chip enable
CEN	clock enable
FPBGA	fine-pitch ball grid array
I/O	input/output
JTAG	Joint Test Action Group
LSB	least significant bit
MSB	most significant bit
OE	output enable
SRAM	static random access memory
ТСК	test clock
TMS	test mode select
TDI	test data-in
TDO	test data-out
TQFP	thin quad flat pack
WE	write enable
TTL	transistor-transistor logic

Document Conventions

Units of Measure

Symbol	Unit of Measure			
ns	nano seconds			
V	Volts			
μA	micro Amperes			
mA	nilli Amperes			
mm	milli meter			
ms	milli seconds			
MHz	Mega Hertz			
pF	pico Farad			
W	Watts			
°C	degree Celcius			
%	percent			



Document History Page

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	254515	See ECN	RKF	New data sheet
*A	288531	See ECN	SYT	Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 Removed 225MHz and 133 MHz Speed Bins Added Pb-free information for 100-Pin TQFP, 119 BGA and 165 FBGA Packages Added comment of 'Pb-free BG packages availability' below the Ordering Infor- mation
*B	326078	See ECN	PCI	Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Added description on EXTEST Output Bus Tri-State Changed description on the Tap Instruction Set Overview and Extest Changed Device Width (23:18) for 119-BGA from 000000 to 101000 Added separate row for 165 -FBGA Device Width (23:18) Changed Θ_{JA} and Θ_{JC} for TQFP Package from 31 and 6 °C/W to 28.66 and 4.08 °C/W respectively Changed Θ_{JA} and Θ_{JC} for BGA Package from 45 and 7 °C/W to 23.8 and 6.2 °C/W respectively Changed Θ_{JA} and Θ_{JC} for FBGA Package from 46 and 3 °C/W to 20.7 and 4.0 °C/W respectively Modified V_{OL} , V_{OH} test conditions Removed comment of 'Pb-free BG packages availability' below the Ordering Infor- mation Updated Ordering Information Table
*C	416321	See ECN	NXR	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed the description of I _X from Input Load Current to Input Leakage Current on page# 18 Changed the I _X current values of MODE on page # 18 from -5μ A and 30 μ A to -30μ A and 5 μ A Changed the I _X current values of ZZ on page # 18 from -30μ A and 5 μ A Changed the I _X current values of ZZ on page # 18 from -30μ A and 5 μ A Changed the I _X current values of ZZ on page # 18 from -30μ A and 5 μ A Changed V _{IH} $\leq V_{DD}$ to V _{IH} $< V_{DD}$ on page # 18 Replaced Package Name column with Package Diagram in the Ordering Information table Updated Ordering Information Table
*D	475009	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND Changed t_{TH} , t_{TL} from 25 ns to 20 ns and t_{TDOV} from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.
*E	776456	See ECN	VKN	Added Part numbers CY7C1380F and CY7C1382F and its related information Added footnote# 3 regarding Chip Enable Updated Ordering Information table
*F	2648065	01/27/09	VKN/PYRS	Modified note on top of the Ordering information table Updated Ordering Information table to include CY7C1380F/CY7C1382F in 100-Pin TSOP and 165 BGA package
*G	2897120	03/22/2010	NJY	Removed inactive parts from Ordering Information table; Updated package diagram
*H	3067398	10/20/10	NJY	The part CY7C1380F-167BGC is found to be in "EOL-Prune" state in Oracle PLM and therefore, it has been removed from the Ordering information table. Added Ordering code definitions.



Document History Page

Document Title: CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F, 18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM Document Number: 38-05543						
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change		
*	3159479	02/01/2011		Added Acronyms and Units of Measure. Minor edits and updated in new template. Updated Package Diagrams.		

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive	cypress.com/go/automotive	PSoC Solutions
Clocks & Buffers	cypress.com/go/clocks	psoc.cypress.com/solutions
Interface	cypress.com/go/interface	PSoC 1 PSoC 3 PSoC 5
Lighting & Power Control	cypress.com/go/powerpsoc	
	cypress.com/go/plc	
Memory	cypress.com/go/memory	
Optical & Image Sensing	cypress.com/go/image	
PSoC	cypress.com/go/psoc	
Touch Sensing	cypress.com/go/touch	
USB Controllers	cypress.com/go/USB	
Wireless/RF	cypress.com/go/wireless	

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05543 Rev. *I

Revised February 3, 2011

Page 33 of 33

All products and company names mentioned in this document may be the trademarks of their respective holders.